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(57) ABSTRACT 
A multiple differential pair circuit is disclosed having a 
transconductance, gm' proportional to the bias current, 10 , for 
any transistor technology. The transistors utilized to con­
struct each of the differential transistor pairs in a multiple 
differential pair circuit operate in a non-exponential voltage­
current (V-I) region. As multiple differential pair circuits are 
linearized, the effective transconductance, gm' becomes (i) 
linearly dependent on bias current, and (ii) insensitive to the 
voltage-current (V-I) characteristics of the utilized devices. 
Methods and apparatus are disclosed that provide a linear 
transconductance, gm' with respect to the bias current, 10 , 
using differential pairs of transistors where each transistor 
operates in a non-exponential voltage-current (V-I) region, 
such as MOS transistors. 
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MULTIPLE DIFFERENTIAL PAIR transistors having non-exponential voltage-current (V-I) 
TRANSISTOR ARCHITECTURE HAVING characteristics. A further need exists for a multiple differ­
TRANSCONDUCTANCE PROPORTIONAL ential pair circuit that provides both linearity and linear 
TO BIAS CURRENT FOR ANY TRANSISTOR tuning capabilities, independent of the transistor technology. 
TECHNOLOGY 5 
SUMMARY OF THE INVENTION 
FIELD OF THE INVENTION 
Generally, a multiple differential pair circuit is disclosed 
The present invention relates to multiple differential tran­ having a transconductance, gm' proportional to the bias 
sistor pair circuits, and more particularly, to linear multiple current, 10 , for any transistor technology. According to one differential transistor pair circuits. aspect of the invention, the transistors utilized to construct 
each of the differential transistor pairs in a multiple differ­BACKGROUND OF THE INVENTION 
ential pair circuit are permitted to have a non-exponential 
Multiple differential pair circuits consist of N differential voltage-current (V-I) characteristic. In one implementation, 
pairs of transistors operating in parallel, each having an 15 the transistors are embodied as MOS transistors. The present 
appropriate input offset voltage. Multiple differential pair invention thus allows multiple differential pair circuits with 
circuits are well-known and have many applications, includ­ transconductance, gm' proportional to bias current to be 
ing amplifiers, mixers, filters and other active elements. For fabricated in any transistor technology. 
a detailed discussion of conventional multiple differential As multiple differential pair circuits are linearized, the 
pair circuits implemented in bipolar technology and their effective transconductance, gm' becomes (i) linearly depen­
applications, see, for example, B. Gilbert, "The Multi-Tanh dent on bias current, and (ii) insensitive to the voltage­
Principle: A Tutorial Overview," IEEE J. of Solid-State current (V-I) characteristics of the utilized devices. Thus, the 
Circuits, Vol. 33, 2-17 (January 1998), incorporated by present invention recognizes that multiple differential pair 
reference herein. circuit having a transconductance, gm' that is linearly depen-
FIG. 1 illustrates a conventional multiple differential pair 25 dent on bias current can be fabricated using any transistor 
circuit 100. The illustrative multiple differential pair circuit technology. Thus, transistors having an exponential voltage­
100 consists of five (5) differential pairs of transistors 200-1 current (V-I) characteristic are not required. In this manner, 
through 200-5 coupled in parallel. A representative differ­ the present invention allows multiple differential pair cir­
ential transistor pair circuit 200 is discussed below in cuits to be migrated from one technology to another without 
conjunction with FIG. 2. Four (4) of the five (5) differential significantly impacting the operation of such multiple dif­
transistor pair circuits 200-1, 200-2, 200-4, 200-5, each have ferential pair circuits. 
a corresponding well-defined offset voltage ll.-I, ll.-2, ll.-3, Methods and apparatus are disclosed that provide a linear 
ll.-4, shown in FIG. 1. Thus, the differential transistor pair transconductance, gm' with respect to the bias current, 10 , 
circuit 200-3 in the middle of the multiple differential pair using differential pairs of transistors where each transistor 
circuit 100 does not have an offset voltage, while the other 35 has a non-exponential voltage-current (V-I) characteristic. 
differential transistor pair circuits 200-1, 200-2, 200-4, A more complete understanding of the present invention, 200-5 have a corresponding offset, ll.. As the differential 
as well as further features and advantages of the present transistor pair circuits 200-N progress away from the center invention, will be obtained by reference to the following differential transistor pair circuit 200-3, the offset voltage, ll., detailed description and drawings. increases progressively, taking values of ±ll., ±2ll. and so on, 
in a known manner. When configured in this manner, such BRIEF DESCRIPTION OF THE DRAWINGS 
circuits are referred to as equidistant-offset multiple differ­
ential pair circuits. FIG. 1 illustrates a conventional multiple differential pair 
FIG. 2 is a schematic block diagram of a representative circuit; 
differential transistor pair circuit 200. The two transistor 45 FIG. 2 is a schematic block diagram of a representative 
devices 210-1 and 210-2 that comprise the differential differential transistor pair circuit of FIG. 1; 
transistor pair circuit 200 are identical (i.e., perfectly FIG. 3 illustrates the voltage-current (V-I) characteristic 
matched), in a known manner. For a given applied voltage, of the differential transistor pair circuit of FIG. 2; 
V IN' a desired output current, 11 , 12 , can be obtained from the FIG. 4 illustrates the transconductance characteristic, gm'
differential transistor pair circuit 200 by varying the bias of the differential transistor pair circuit of FIG. 2; 
current, 10 , FIG. 5 illustrates the transconductance characteristic,Bipolar transistors, and thus, bipolar differential transistor gmmdp' of a multiple differential pair circuit as a sum ofpair circuits 200, have well-defined voltage-current (V-I) identical ll.-spaced gmdp functions;characteristics. Differential transistor pair circuits 200 have 
FIG. 6 illustrates the transconductance characteristic,been implemented using bipolar transistors (or CMOS tran- 55 
gmmdp' of a multiple differential pair circuit in a ll. region as sistors operating in sub-threshold ranges where they behave 
a "sliced and overlaid" gmdp function; and like bipolar transistors), where the voltage-current (V-I)
 
characteristic is exponential. FIG. 3 illustrates the voltage­ FIG. 7 illustrates the transconductance characteristic, gm'
 
current (V-I) characteristic 300 of the differential transistor of an equidistant-offset multiple differential pair circuit
 
pair circuit 200, shown in FIG. 2. Transistors having expo- implemented in MOS technology, in accordance with the
 
nential voltage-current (V-I) characteristics were thought to present invention.
 
be required in order to obtain multiple differential pair
 
DETAILED DESCRIPTION circuits 100 having a transconductance, gm' that is linearly
 
proportional to the bias current. The multiple differential pair circuits of the present inven­

As apparent from the above-described deficiencies with 65 tion may be constructed in the same manner as the conven­
conventional multiple differential pair circuits, a need exists tional multiple differential pair circuit 100 shown in FIG. 1, 
for multiple differential pair circuits comprised of pairs of as modified herein to provide the features and functions of 
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the present invention. According to a feature of the present 
invention, the transistors 210-1, 210-2 in each of the differ­
ential transistor pair circuits 200-N have a non-exponential 
voltage-current (V-I) characteristic, such as MOS transis­
tors. In this manner, the multiple differential pair circuits 100 5 
of the present invention can be fabricated without regard to 
the transistor technology. 
Multiple differential pair circuits 100 have a 
transconductance, gm' that is proportional to the bias current. 
Again, such linear tunability was previously thought to be 10 
obtainable only from bipolar or bipolar-like (i.e., having an 
exponential voltage-current (V-I) characteristic) transistor 
technologies. The transconductance characteristic, gm' 400 
of the differential transistor pair circuit 200 is shown in FIG. 
4. Generally, the transconductance, gm' is the ratio of the 15 
incremental change in the output current, 11 , 12 , of the 
differential transistor pair circuit 200 to the incremental 
change in the input voltage, V IN' when the bias current, 10 , 
is kept constant. 
When the two transistors 210-1, 210-2 in each differential 20 
transistor pair circuit 200, the incremental transconductance, 
gm' of the differential transistor pair circuit 200 can be 
expressed as follows: 
Eq.(l) 25 
As shown in FIG. 4, the transconductance characteristic, 
gm' 400 is a symmetric function of Yin' The shape of the 30 
transconductance characteristic, gm' 400 strongly depends 
on the voltage-current (V-I) characteristic of the transistors 
210-1, 210-2 in each differential transistor pair circuit 200. 
The present invention recognizes, however, that the area 
under the transconductance characteristic, gm' 400 is com- 35 
pletely independent of the device characteristics. The area 
under the transconductance characteristic, gm' 400 equals the 
absolute change of the output current, 11 , 12 , 
As shown in FIG. 3, the absolute change of the output 40 
current, 11 , 12 , is equal to the bias or tail current, 10 , Thus, the 
following expression holds: 
Eq.2 
45 
The symmetry of the transconductance characteristic, gm' 
400 and the constancy of the area under the transconduc­
tance characteristic, gm' 400 are the two properties exploited 
by the present invention. 50 
First, consider a hypothetical multiple differential pair 
circuit 100 consisting of an infinite number of differential 
transistor pair circuits 200. FIG. 5 illustrates the 
transconductance, gmmdp' of a multiple differential pair 55 
circuit 100 as a sum of identical !I.-spaced gmdp functions. 
As shown in FIG. 5, the transconductance function, gm' of 
such a circuit is the sum of the infinitely many identical 
!I.-spaced gmdp functions. In other words, 
60 
Eq.3 
gmmdp(V;n) = ~ gmdp(V;n +kLl.) 
k=-oo 
The transconductance, gm' is clearly an even periodic 65 
function of Yin (with a period of !I.). Thus, the 
transconductance, gm' can be written in the form: 
Eq.4 
where all ak coefficients have dimensions NY and 
Thus, ao determines the average value of gmmdp' while all 
higher-order coefficients (ak , k~l) determine its ripple. 
The periodicity allows only the behavior of gmmdp to be 
considered only in the region 
FIG. 6 illustrates the transconductance, gmmdp' of a mul­
tiple differential pair circuit 100 in a !I. region as a "sliced 
and overlaid" gmdp function. In other words, as shown in 
FIG. 6, the gmmdp in the region 
can be viewed as a result of slicing a single gmdp function 
into !I.-pieces and overlaying them on top of each other. 
Thus, the area under the gmmdp in the region 
equals the total area under a single gmdp curve. 
Eq.5 
Using equation 5, it can be shown that ao is given by: 
/0 Eq.6 
ao = 15: 
Thus, ao depends only on the biasing (10 and !I.) and not 
on the voltage-current (V-I) characteristic of the utilized 
transistors. High linearity (small R(Vin)) can be achieved by 
proper selection of the offset voltage, !I.. 
If it is assumed that the offset voltage, !I., is selected such 
that 
is much smaller than 1, then the following is true: 
Eq.7 
Equation 7 shows that as a multiple differential pair circuit 
100 is being linearized, the effective transconductance, gm' 
becomes (i) linearly dependent on bias current, and (ii) 
insensitive to the voltage-current (V-I) characteristics of the 
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utilized devices 210. In addition, equation 7 suggests that the 
transconductance, gm' can be made nearly temperature, 
supply and process independent by making 10 and ll. 
temperature, supply and process independent. This task can 
be accomplished in any technology using well-known band­ 5gap-based bias techniques. 
The transconductance, gm' of a multiple differential pair 
circuit 100 employing a finite number of differential tran­
sistor pair circuits 200 has three different regions, namely, a 
middle region and two end regions. The middle region is the 
range of input voltages V in for which the following holds: 
10 
Eq.8 
15 
Therefore, in the middle region, the operation and the 
properties of the finite-pair circuit 100 are identical to those 
of the infinite-pair circuit 100, discussed above. Depending 
on (i) the number of pairs used in the multiple differential 
pair circuit 100, (ii) the selected technology and (iii) the 20 
offset voltage, ll., the middle region mayor may not exist. 
The effect of having a finite number of transistor pairs 200 
in the multiple differential pair circuit 100 is observed in the 
end regions. In the end regions, 
25 
Eq.9 
and gmmdp has a value that is smaller than the nominal (and 30 
desired) 10 1ll.. The end regions of a bipolar circuit do not 
change with 10 while those of MOS circuits grow with 10 , 
This difference is the direct consequence of the fact that the 
spread of gmdp of a bipolar differential transistor pair circuit 
200 does not change with 10 while the spread of the gmdp of 35 
a MOS differential transistor pair circuit 200 increases with 
210 . 
FIG. 7 illustrates the transconductance characteristic, gm' 
700 of an equidistant-offset multiple differential pair circuit 
implemented in MOS technology. As shown in FIG. 7, the 40 
increase of the end regions, such as the end regions 710, 730, 
in MOS multiple differential pair circuits 100 causes a 
decrease of the available mid-region 720. Nevertheless, 
multiple differential pair circuit 100 implemented in MOS 
technology, can provide reasonable input linear range and a 45 
decade of linear-with-current tuning. 
It is to be understood that the embodiments and variations 
shown and described herein are merely illustrative of the 
principles of this invention and that various modifications 
may be implemented by those skilled in the art without 
departing from the scope and spirit of the invention. 50 
I claim: 
1. A multiple differential pair circuit having a 
transconductance, gm' that varies linearly with a bias current, 
10' said circuit comprising a plurality of differential transistor 
pair circuits coupled in parallel, wherein said differential 55 
transistor pair circuits are comprised of transistors operating 
in a non-exponential voltage-current (V-I) region. 
2. The multiple differential pair circuit of claim 1, wherein 
said transistors are MOS transistors. 
3. The multiple differential pair circuit of claim 1, wherein 60 
the control terminals of each of said differential transistor 
pair circuits are coupled to one another. 
4. The multiple differential pair circuit of claim 1, wherein 
the output terminals of each of said differential transistor 
pair circuits are coupled to one another. 
5. The multiple differential pair circuit of claim 1, wherein 
the transconductance, gm' is constant as an applied voltage, 
Vin' is varied. 
6. The multiple differential pair circuit of claim 1, wherein 
the transconductance, gm' varies linearly as said bias current, 
10' is varied. 
7. A method of linearly varying the transconductance, gm' 
of a multiple differential pair circuit with respect to an bias 
current, 10' said method comprising the steps of: 
coupling a plurality of differential transistor pair circuits 
in parallel, wherein said differential transistor pair 
circuits are comprised of transistors operating in a 
non-exponential voltage-current (V-I) region; and 
varying the transconductance, gm' of said multiple differ­
ential pair circuit by applying said bias current, 10' to 
each of said differential pairs. 
8. The method of claim 5, wherein said transistors are 
MOS transistors. 
9. The method of claim 5, further comprising the step of 
coupling the control terminals of each of said differential 
transistor pair circuits to one another. 
10. The method of claim 5, further comprising the step of 
coupling the output terminals of each of said differential 
transistor pair circuits to one another. 
11. A multiple differential pair circuit having a 
transconductance, gm' that varies linearly with a bias current, 
10' comprising: 
a plurality of differential transistor pair circuits coupled in 
parallel, wherein said differential transistor pair circuits 
are comprised of transistors operating in a non­
exponential voltage-current (V-I) region; 
at least one voltage source for applying an offset voltage, 
ll., to each of said differential pairs; and 
at least one current source for applying said bias current, 
10' to each of said differential pairs. 
12. A gain control circuit comprised of: 
at least one multiple differential pair circuit having a 
transconductance, gm' that varies linearly with a bias 
current, 10' said circuit comprising a plurality of dif­
ferential transistor pair circuits coupled in parallel, 
wherein said differential transistor pair circuits are 
comprised of transistors operating in a non-exponential 
voltage-current (V-I) region. 
13. An analog multiplier comprised of: 
at least one multiple differential pair circuit having a 
transconductance, gm' that varies linearly with a bias 
current, 10' said circuit comprising a plurality of dif­
ferential transistor pair circuits coupled in parallel, 
wherein said differential transistor pair circuits are 
comprised of transistors operating in a non-exponential 
voltage-current (V-I) region. 
14. A filter comprised of: 
at least one multiple differential pair circuit having a 
transconductance, gm' that varies linearly with a bias 
current, 10' said circuit comprising a plurality of dif­
ferential transistor pair circuits coupled in parallel, 
wherein said differential transistor pair circuits are 
comprised of transistors operating in a non-exponential 
voltage-current (V-I) region. 
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